




17th International Conference
Mixed Design of Integrated Circuits and
Systems



Design of Eight-Channel ADC Card for GHz Signal Conversion



Samer Bou Habib
Krzysztof Czuba
Wojciech Jałmużna
Tomasz Jeżyński

We acknowledge funding from the European Commission under the FP7 Research Infrastructures project EuCARD, grant agreement no. 227579.

Agenda

Introduction

2010-07-19

Samer Bou Habib
ZUiAM

Agenda

Introduction

Main requirements

Agenda

Introduction

Main requirements

Concept

Agenda

Introduction

Main requirements

Concept

PCB

Agenda

Introduction

Main requirements

Concept

PCB

Summary

Introduction – „Standard“ LLRF System


8 x cavity



2010-07-19

Samer Bou Habib
ZUiAM


Introduction – „Standard“ LLRF System




Introduction – „Standard“ LLRF System




Introduction – „Standard“ LLRF System



Introduction – „Standard“ LLRF System




Introduction – „Standard“ LLRF System



2010-07-19

Samer Bou Habib
ZUiAM

LLRF – New Concept




2010-07-19

Samer Bou Habib
ZUiAM


Undersampling

Frequency domain




Undersampling

Sampling frequency $f_s > 2f_b$



Undersampling

Input Bandwidth > Signal Frequency



Main requirements

8 channel direct sampling

Main requirements

8 channel direct sampling

1.3 GHz analog signals

Main requirements

8 channel direct sampling

1.3 GHz analog signals

Different sampling frequencies up to 500 MHz

Main requirements

8 channel direct sampling

1.3 GHz analog signals

Different sampling frequencies up to 500 MHz

Testing 2 different ADCs

Main requirements

8 channel direct sampling

1.3 GHz analog signals

Different sampling frequencies up to 500 MHz


Testing 2 different ADCs

ATCA-LLRF compliant


System Concept



System Concept




System Concept



2010-07-19

Samer Bou Habib
ZUiAM


System Concept




2010-07-19

Samer Bou Habib
ZUiAM


System Concept




System Concept



System Concept



System Concept



Analog circuit

14-bit/ 400MSPS and 12-bit 500MSPS

Analog circuit

14-bit/ 400MSPS and 12-bit 500MSPS

Impedance matching less than -35 dB

Analog circuit

14-bit/ 400MSPS and 12-bit 500MSPS

Impedance matching less than -35 dB

Symmetrization of input signals

Analog circuit

14-bit/ 400MSPS and 12-bit 500MSPS

Impedance matching less than -35 dB

Symmetrization of input signals

Amplitude imbalance of 0.09 dB

Phase imbalance from 1.7° to 1.8°

Analog circuit

14-bit/ 400MSPS and 12-bit 500MSPS

Impedance matching less than -35 dB


Symmetrization of input signals

Amplitude imbalance of 0.09 dB


Phase imbalance from 1.7° to 1.8°

Add-on matching board


Clocking circuits



Clocking circuits



Clocking circuits



Digital circuits

FPGA Virtex5 SX50T

- 500 MSPS data
- Memory blocks
- DSP blocks

Digital circuits

FPGA Virtex5 SX50T

- 500 MSPS data
- Memory blocks
- DSP blocks

SRAM Blocks

- 400 MHz
- DDR

Digital circuits

FPGA Virtex5 SX50T

- 500 MSPS data
- Memory blocks
- DSP blocks

SRAM Blocks

- 400 MHz
- DDR

Communication Interfaces

- ATCA *backplane*
- Fiber-optics
- *Ethernet*

CPU Daughter board

Virtex 5 with embedded PPC440

2010-07-19

Samer Bou Habib
ZUiAM

CPU Daughter board

Virtex 5 with embedded PPC440

Configuration

CPU Daughter board

Virtex 5 with embedded PPC440

Configuration

IPMI

CPU Daughter board

Virtex 5 with embedded PPC440

Configuration

IPMI

ATCA communication

CPU Daughter board

Virtex 5 with embedded PPC440

Configuration

IPMI

ATCA communication

Additional computations

PCB

20-layer board

2010-07-19

Samer Bou Habib
ZUiAM

PCB

20-layer board


ATCA standard

PCB

20-layer board

ATCA standard

Precise part distribution



PCB

20-layer board

ATCA standard

Precise part distribution

Over 170 differential pairs of 440 signals connected to FPGA

PCB

20-layer board

ATCA standard

Precise part distribution

Over 170 differential pairs of 440 signals connected to FPGA

Signal Integrity

PCB

20-layer board

ATCA standard


Precise part distribution

Over 170 differential pairs of 440 signals connected to FPGA

Signal Integrity

Power supply and grounding

PCB



2010-07-19

Samer Bou Habib
ZUiAM

Summary

Eight channel Fast ADC board

2010-07-19

Samer Bou Habib
ZUiAM

Summary

Eight channel Fast ADC board

CPU daughter board

Summary

Eight channel Fast ADC board

CPU daughter board

Study of direct sampling performance

Summary

Eight channel Fast ADC board

CPU daughter board

Study of direct sampling performance

„Revolutionize“ LLRF systems

Thank you for your Attention

- Samer Bou Habib
 - S.Bouhabib@stud.elka.pw.edu.pl